[PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.
    Craig Topper via Phabricator via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Mon Dec 14 11:29:26 PST 2020
    
    
  
craig.topper added a comment.
This looks good to me other than that one comment.
================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfo.cpp:101
 
   // FPR->FPR copies
   unsigned Opc;
----------------
Comment needs to be updated to mention vectors
Repository:
  rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93013/new/
https://reviews.llvm.org/D93013
    
    
More information about the llvm-commits
mailing list