[PATCH] D93032: [VE] Add vgt and vsc intrinsic instructions

[Kazushi Marukawa via Phabricator via llvm-commits]

kaz7 created this revision.
kaz7 added reviewers: simoll, k-ishizaka.
kaz7 added projects: LLVM, VE.
Herald added a subscriber: hiraditya.
kaz7 requested review of this revision.
Herald added a subscriber: llvm-commits.

Add vgt and vsc intrinsic instructions and regression tests.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D93032

Files:
  llvm/include/llvm/IR/IntrinsicsVEVL.gen.td
  llvm/lib/Target/VE/VEInstrIntrinsicVL.gen.td
  llvm/test/CodeGen/VE/VELIntrinsics/vgt.ll
  llvm/test/CodeGen/VE/VELIntrinsics/vsc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93032.310867.patch
Type: text/x-patch
Size: 180829 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201210/a896b367/attachment.bin>