[PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 10 05:00:47 PST 2020

Previous message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Next message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb accepted this revision.
asb added a comment.
This revision is now accepted and ready to land.

This needs a rebase, but otherwise looks good to me. Thanks Sam!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92793/new/

https://reviews.llvm.org/D92793

Previous message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Next message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list