[PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions

Kito Cheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 8 01:03:58 PST 2020

Previous message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Next message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

kito-cheng added a comment.

That's LGTM too, just waiting the spec merge :)


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92793/new/

https://reviews.llvm.org/D92793

Previous message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Next message: [PATCH] D92793: [RISCV] Add (Proposed) Assembler Extend Pseudo-Instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list