[PATCH] D91603: [PowerPC] Correct the bit-width definition for some imm operand in td.

EsmeYi via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 7 19:20:40 PST 2020


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG49599cb1a20c: [PowerPC] Correct the bit-width definition for some imm operand in td. (authored by Esme).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91603/new/

https://reviews.llvm.org/D91603

Files:
  llvm/lib/Target/PowerPC/PPCInstr64Bit.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/test/MC/PowerPC/ppc64-errors.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91603.310076.patch
Type: text/x-patch
Size: 4715 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201208/862bedd3/attachment.bin>


More information about the llvm-commits mailing list