[PATCH] D92607: [AArch64][SVE] Add lowering for llvm.maxnum|minnum for scalable type.

[Sander de Smalen via Phabricator via llvm-commits]

sdesmalen added inline comments.


================
Comment at: llvm/test/CodeGen/AArch64/sve-fp.ll:597
+
+define <vscale x 8 x half> @maxnum_nxv8f16(<vscale x 8 x half> %a, <vscale x 8 x half> %b) {
+; CHECK-LABEL: maxnum_nxv8f16:
----------------
Can you also add at least one case for each intrinsic (maxnum and minnum) where the vector needs splitting? e.g. using either nxv16f16, nxv8f32 or nxv4f64.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92607/new/

https://reviews.llvm.org/D92607