[PATCH] D72184: [BPF] support atomic instructions

Yonghong Song via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 1 23:56:04 PST 2020


yonghong-song updated this revision to Diff 308884.
yonghong-song edited the summary of this revision.
yonghong-song added a comment.

- remove -mcpu=v4.
- for new instructions (except xadd), for 32bit mode, only alu32 mode is supported. I chose this way since we have -mcpu=v3 for a while which has alu32 as default. We really want to promote alu32 mode. The new kernel which supports atomic op definitely supports alu32 well...


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D72184/new/

https://reviews.llvm.org/D72184

Files:
  llvm/lib/Target/BPF/BPFInstrFormats.td
  llvm/lib/Target/BPF/BPFInstrInfo.td
  llvm/lib/Target/BPF/BPFMIChecking.cpp
  llvm/lib/Target/BPF/Disassembler/BPFDisassembler.cpp
  llvm/lib/Target/BPF/MCTargetDesc/BPFMCCodeEmitter.cpp
  llvm/test/CodeGen/BPF/atomics.ll
  llvm/test/CodeGen/BPF/atomics_2.ll
  llvm/test/CodeGen/BPF/xadd.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72184.308884.patch
Type: text/x-patch
Size: 23805 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201202/1782e41d/attachment.bin>


More information about the llvm-commits mailing list