[PATCH] D92324: [PowerPC] Fix altivec feature on pwr cpus pre pwr6.

Hubert Tong via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 30 14:05:51 PST 2020


hubert.reinterpretcast added inline comments.


================
Comment at: llvm/lib/Target/PowerPC/PPC.td:532-533
+// but that did not appear in any IBM systems. While VMX/Altivec was added in
+// ISA 2.03 (pwr4), the extension was optional. The first IBM processor with
+// Altivec implemented in an IBM system was Power6.
 def : ProcessorModel<"pwr3", G5Model,
----------------
Remove the last sentence here.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92324/new/

https://reviews.llvm.org/D92324



More information about the llvm-commits mailing list