[PATCH] D91876: [DAG] Move vselect(icmp_ult, -1, add(x,y)) -> uaddsat(x,y) to DAGCombine (PR40111)

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 308302.
RKSimon edited the summary of this revision.
RKSimon added a comment.

Restrict ISD::UADDSAT custom lowering to SSE42+ targets - without PCMPGT+BLENDV codegen isn't great.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91876/new/

https://reviews.llvm.org/D91876

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
  llvm/lib/Target/X86/X86ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sat-add.ll
  llvm/test/CodeGen/PowerPC/sat-add.ll
  llvm/test/CodeGen/X86/sat-add.ll
  llvm/test/CodeGen/X86/uadd_sat_vec.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91876.308302.patch
Type: text/x-patch
Size: 41809 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201130/cdb376bf/attachment-0001.bin>