[PATCH] D76127: [TableGen] Do not set ReadOnly attribute on intrinsics with side effects
Danila Malyutin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 26 06:09:59 PST 2020
danilaml added a comment.
The diffs lack context.
It looks like there is some inconsistency between .td attributes/properties and IR ones.
As far as I can tell there is no way in IR to mark something as "this doesn't touch mem but may have other side-effects" so it'd be safe to, for example, move some load past that instruction but not to DCE/CSE it.
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
More information about the llvm-commits