[PATCH] D91146: [VE] Support inline assembly with vector regsiters

[Kazushi Marukawa via Phabricator via llvm-commits]

kaz7 created this revision.
kaz7 added reviewers: simoll, k-ishizaka.
kaz7 added projects: LLVM, VE.
Herald added subscribers: llvm-commits, hiraditya.
kaz7 requested review of this revision.

Support inline assembly with vector registers.  Add a regression test also.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D91146

Files:
  llvm/lib/Target/VE/VEAsmPrinter.cpp
  llvm/lib/Target/VE/VEISelLowering.cpp
  llvm/lib/Target/VE/VEISelLowering.h
  llvm/test/CodeGen/VE/Scalar/inlineasm-vldvst.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91146.304106.patch
Type: text/x-patch
Size: 3998 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201110/85674829/attachment.bin>