[PATCH] D88126: [Machinesink] add more profitable pattern if target bb register pressure is not too high

ChenZheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 4 20:11:37 PST 2020


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGf645cea8f63e: [MachineSink] add more profitable pattern. (authored by shchenz).

Changed prior to commit:
  https://reviews.llvm.org/D88126?vs=293608&id=303021#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D88126/new/

https://reviews.llvm.org/D88126

Files:
  llvm/lib/CodeGen/MachineSink.cpp
  llvm/test/CodeGen/PowerPC/sink-down-more-instructions-1.mir
  llvm/test/CodeGen/PowerPC/sink-down-more-instructions-regpressure-high.mir
  llvm/test/CodeGen/X86/2007-01-13-StackPtrIndex.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D88126.303021.patch
Type: text/x-patch
Size: 55122 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201105/68872ffb/attachment.bin>


More information about the llvm-commits mailing list