[llvm] 86b8f69 - AMDGPU: Reorder checks

[Matt Arsenault via llvm-commits]

Author: Matt Arsenault
Date: 2020-11-02T10:21:48-05:00
New Revision: 86b8f6919bc7c01df768ed18f0492dcf3cb7c1c7

URL: https://github.com/llvm/llvm-project/commit/86b8f6919bc7c01df768ed18f0492dcf3cb7c1c7
DIFF: https://github.com/llvm/llvm-project/commit/86b8f6919bc7c01df768ed18f0492dcf3cb7c1c7.diff

LOG: AMDGPU: Reorder checks

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp b/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp
index 21348f89c19d..bac3dd97ec68 100644
--- a/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp
+++ b/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp
@@ -92,11 +92,10 @@ bool SIPreAllocateWWMRegs::processDef(MachineOperand &MO) {
     return false;
 
   Register Reg = MO.getReg();
-
-  if (!TRI->isVGPR(*MRI, Reg))
+  if (Reg.isPhysical())
     return false;
 
-  if (Reg.isPhysical())
+  if (!TRI->isVGPR(*MRI, Reg))
     return false;
 
   if (VRM->hasPhys(Reg))