[PATCH] D89482: ScheduleDAGInstrs: Skip debug instructions at end of scheduling region
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 15 09:25:38 PDT 2020
arsenm created this revision.
arsenm added reviewers: rampitec, foad, kerbowa, steven.zhang, greened, vpykhtin.
Herald added subscribers: hiraditya, nhaehnle, jvesely, MatzeB.
Herald added a project: LLVM.
arsenm requested review of this revision.
Herald added a subscriber: wdng.
If the end instruction of the scheduling region was a DBG_VALUE, the
uses of the debug instruction were tracked as if they were real
uses. This would then hit the deadDefHasNoUse assertion in
addVRegDefDeps if the only use was the debug instruction.
https://reviews.llvm.org/D89482
Files:
llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
llvm/test/CodeGen/AMDGPU/dbg-value-ends-sched-region.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D89482.298403.patch
Type: text/x-patch
Size: 7746 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201015/806a7e4c/attachment.bin>
More information about the llvm-commits
mailing list