[llvm] 2de6937 - [RISCV] fix a mistake in RISCVInstrInfoV.td

[via llvm-commits]

Author: sunshaoce
Date: 2020-10-15T23:16:53+08:00
New Revision: 2de693756fefbb8a093ffd511b6684ef132f4e11

URL: https://github.com/llvm/llvm-project/commit/2de693756fefbb8a093ffd511b6684ef132f4e11
DIFF: https://github.com/llvm/llvm-project/commit/2de693756fefbb8a093ffd511b6684ef132f4e11.diff

LOG: [RISCV] fix a mistake in RISCVInstrInfoV.td

A commit of VALUVVNoVm was wrong, fixed it.

Reviewed By: HsiangKai
Differential Revision: https://reviews.llvm.org/D88142

Added: 
    

Modified: 
    llvm/lib/Target/RISCV/RISCVInstrInfoV.td

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/RISCV/RISCVInstrInfoV.td b/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
index f0c9fcae9711..c8393a6fa7f9 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
@@ -216,7 +216,7 @@ class VALUrVV<bits<6> funct6, RISCVVFormat opv, string opcodestr>
                 (ins VRegOp:$vs1, VRegOp:$vs2, VMaskOp:$vm),
                 opcodestr, "$vd, $vs1, $vs2$vm">;
 
-// op vd, vs1, vs2
+// op vd, vs2, vs1
 class VALUVVNoVm<bits<6> funct6, RISCVVFormat opv, string opcodestr>
     : RVInstVV<funct6, opv, (outs VRegOp:$vd),
                (ins VRegOp:$vs2, VRegOp:$vs1),