[llvm] 86f6968 - [VE][NFC] Clean VEISelLowering.cpp
Kazushi Marukawa via llvm-commits
llvm-commits at lists.llvm.org
Sun Oct 11 05:48:03 PDT 2020
Author: Kazushi (Jam) Marukawa
Date: 2020-10-11T21:47:50+09:00
New Revision: 86f69689f9461a2ffc8a990eac05f146d1d662c7
URL: https://github.com/llvm/llvm-project/commit/86f69689f9461a2ffc8a990eac05f146d1d662c7
DIFF: https://github.com/llvm/llvm-project/commit/86f69689f9461a2ffc8a990eac05f146d1d662c7.diff
LOG: [VE][NFC] Clean VEISelLowering.cpp
Clean the order of setOperationActions and others.
Differential Revision: https://reviews.llvm.org/D89203
Added:
Modified:
llvm/lib/Target/VE/VEISelLowering.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/VE/VEISelLowering.cpp b/llvm/lib/Target/VE/VEISelLowering.cpp
index c03b9a999a9a..79975f82f694 100644
--- a/llvm/lib/Target/VE/VEISelLowering.cpp
+++ b/llvm/lib/Target/VE/VEISelLowering.cpp
@@ -635,23 +635,27 @@ VETargetLowering::VETargetLowering(const TargetMachine &TM,
addRegisterClass(MVT::f128, &VE::F128RegClass);
/// Load & Store {
- for (MVT FPVT : MVT::fp_valuetypes()) {
- for (MVT OtherFPVT : MVT::fp_valuetypes()) {
- // Turn FP extload into load/fpextend
- setLoadExtAction(ISD::EXTLOAD, FPVT, OtherFPVT, Expand);
- // Turn FP truncstore into trunc + store.
- setTruncStoreAction(FPVT, OtherFPVT, Expand);
- }
- }
-
- // VE doesn't have i1 sign extending load
+ // VE doesn't have i1 sign extending load.
for (MVT VT : MVT::integer_valuetypes()) {
setLoadExtAction(ISD::SEXTLOAD, VT, MVT::i1, Promote);
setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::i1, Promote);
setLoadExtAction(ISD::EXTLOAD, VT, MVT::i1, Promote);
setTruncStoreAction(VT, MVT::i1, Expand);
}
+
+ // VE doesn't have floating point extload/truncstore, so expand them.
+ for (MVT FPVT : MVT::fp_valuetypes()) {
+ for (MVT OtherFPVT : MVT::fp_valuetypes()) {
+ setLoadExtAction(ISD::EXTLOAD, FPVT, OtherFPVT, Expand);
+ setTruncStoreAction(FPVT, OtherFPVT, Expand);
+ }
+ }
+
+ // VE doesn't have fp128 load/store, so expand them in custom lower.
+ setOperationAction(ISD::LOAD, MVT::f128, Custom);
+ setOperationAction(ISD::STORE, MVT::f128, Custom);
+
/// } Load & Store
// Custom legalize address nodes into LO/HI parts.
@@ -735,10 +739,6 @@ VETargetLowering::VETargetLowering(const TargetMachine &TM,
// VE doesn't have fdiv of f128.
setOperationAction(ISD::FDIV, MVT::f128, Expand);
- // VE doesn't have load/store of f128, so use custom-lowering.
- setOperationAction(ISD::LOAD, MVT::f128, Custom);
- setOperationAction(ISD::STORE, MVT::f128, Custom);
-
for (MVT FPVT : {MVT::f32, MVT::f64}) {
// f32 and f64 uses ConstantFP. f128 uses ConstantPool.
setOperationAction(ISD::ConstantFP, FPVT, Legal);
More information about the llvm-commits
mailing list