[llvm] f68d174 - Remove %tmp variables from test cases to appease update_test_checks.py
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Sat Oct 10 11:13:36 PDT 2020
Author: Simon Pilgrim
Date: 2020-10-10T19:13:16+01:00
New Revision: f68d174c16217dd28858af2ce9ce5f33ac8af756
URL: https://github.com/llvm/llvm-project/commit/f68d174c16217dd28858af2ce9ce5f33ac8af756
DIFF: https://github.com/llvm/llvm-project/commit/f68d174c16217dd28858af2ce9ce5f33ac8af756.diff
LOG: Remove %tmp variables from test cases to appease update_test_checks.py
Added:
Modified:
llvm/test/Transforms/InstCombine/fsh.ll
Removed:
################################################################################
diff --git a/llvm/test/Transforms/InstCombine/fsh.ll b/llvm/test/Transforms/InstCombine/fsh.ll
index 6d3a7221915f..ab0e000d40f8 100644
--- a/llvm/test/Transforms/InstCombine/fsh.ll
+++ b/llvm/test/Transforms/InstCombine/fsh.ll
@@ -551,9 +551,9 @@ define i33 @expanded_fshr_multi_use(i33 %a) {
; CHECK-NEXT: [[E:%.*]] = and i33 [[D]], 31
; CHECK-NEXT: ret i33 [[E]]
;
- %tmp = lshr i33 %a, 1
- %tmp2 = shl i33 %a, 32
- %b = or i33 %tmp, %tmp2
+ %t = lshr i33 %a, 1
+ %t2 = shl i33 %a, 32
+ %b = or i33 %t, %t2
%c = lshr i33 %b, 23
%d = xor i33 %c, %b
%e = and i33 %d, 31
@@ -628,78 +628,78 @@ define i32 @fshl_bswap_wrong_width(i32 %x) {
define i32 @fshl_mask_args_same1(i32 %a) {
; CHECK-LABEL: @fshl_mask_args_same1(
-; CHECK-NEXT: [[TMP2:%.*]] = lshr i32 [[A:%.*]], 16
-; CHECK-NEXT: ret i32 [[TMP2]]
+; CHECK-NEXT: [[T2:%.*]] = lshr i32 [[A:%.*]], 16
+; CHECK-NEXT: ret i32 [[T2]]
;
- %tmp1 = and i32 %a, 4294901760 ; 0xffff0000
- %tmp2 = call i32 @llvm.fshl.i32(i32 %tmp1, i32 %tmp1, i32 16)
- ret i32 %tmp2
+ %t1 = and i32 %a, 4294901760 ; 0xffff0000
+ %t2 = call i32 @llvm.fshl.i32(i32 %t1, i32 %t1, i32 16)
+ ret i32 %t2
}
define i32 @fshl_mask_args_same2(i32 %a) {
; CHECK-LABEL: @fshl_mask_args_same2(
-; CHECK-NEXT: [[TMP1:%.*]] = shl i32 [[A:%.*]], 8
-; CHECK-NEXT: [[TMP2:%.*]] = and i32 [[TMP1]], 65280
-; CHECK-NEXT: ret i32 [[TMP2]]
+; CHECK-NEXT: [[T1:%.*]] = shl i32 [[A:%.*]], 8
+; CHECK-NEXT: [[T2:%.*]] = and i32 [[T1]], 65280
+; CHECK-NEXT: ret i32 [[T2]]
;
- %tmp1 = and i32 %a, 255
- %tmp2 = call i32 @llvm.fshl.i32(i32 %tmp1, i32 %tmp1, i32 8)
- ret i32 %tmp2
+ %t1 = and i32 %a, 255
+ %t2 = call i32 @llvm.fshl.i32(i32 %t1, i32 %t1, i32 8)
+ ret i32 %t2
}
define i32 @fshl_mask_args_same3(i32 %a) {
; CHECK-LABEL: @fshl_mask_args_same3(
-; CHECK-NEXT: [[TMP2:%.*]] = shl i32 [[A:%.*]], 24
-; CHECK-NEXT: ret i32 [[TMP2]]
+; CHECK-NEXT: [[T2:%.*]] = shl i32 [[A:%.*]], 24
+; CHECK-NEXT: ret i32 [[T2]]
;
- %tmp1 = and i32 %a, 255
- %tmp2 = call i32 @llvm.fshl.i32(i32 %tmp1, i32 %tmp1, i32 24)
- ret i32 %tmp2
+ %t1 = and i32 %a, 255
+ %t2 = call i32 @llvm.fshl.i32(i32 %t1, i32 %t1, i32 24)
+ ret i32 %t2
}
define i32 @fshl_mask_args_
diff erent(i32 %a) {
; CHECK-LABEL: @fshl_mask_args_
diff erent(
-; CHECK-NEXT: [[TMP1:%.*]] = lshr i32 [[A:%.*]], 15
-; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[TMP1]], 130560
-; CHECK-NEXT: ret i32 [[TMP3]]
+; CHECK-NEXT: [[T1:%.*]] = lshr i32 [[A:%.*]], 15
+; CHECK-NEXT: [[T3:%.*]] = and i32 [[T1]], 130560
+; CHECK-NEXT: ret i32 [[T3]]
;
- %tmp2 = and i32 %a, 4294901760 ; 0xfffff00f
- %tmp1 = and i32 %a, 4278190080 ; 0xff00f00f
- %tmp3 = call i32 @llvm.fshl.i32(i32 %tmp2, i32 %tmp1, i32 17)
- ret i32 %tmp3
+ %t2 = and i32 %a, 4294901760 ; 0xfffff00f
+ %t1 = and i32 %a, 4278190080 ; 0xff00f00f
+ %t3 = call i32 @llvm.fshl.i32(i32 %t2, i32 %t1, i32 17)
+ ret i32 %t3
}
define <2 x i31> @fshr_mask_args_same_vector(<2 x i31> %a) {
; CHECK-LABEL: @fshr_mask_args_same_vector(
-; CHECK-NEXT: [[TMP3:%.*]] = shl <2 x i31> [[A:%.*]], <i31 10, i31 10>
-; CHECK-NEXT: ret <2 x i31> [[TMP3]]
+; CHECK-NEXT: [[T3:%.*]] = shl <2 x i31> [[A:%.*]], <i31 10, i31 10>
+; CHECK-NEXT: ret <2 x i31> [[T3]]
;
- %tmp1 = and <2 x i31> %a, <i31 1000, i31 1000>
- %tmp2 = and <2 x i31> %a, <i31 6442450943, i31 6442450943>
- %tmp3 = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> %tmp2, <2 x i31> %tmp1, <2 x i31> <i31 10, i31 10>)
- ret <2 x i31> %tmp3
+ %t1 = and <2 x i31> %a, <i31 1000, i31 1000>
+ %t2 = and <2 x i31> %a, <i31 6442450943, i31 6442450943>
+ %t3 = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> %t2, <2 x i31> %t1, <2 x i31> <i31 10, i31 10>)
+ ret <2 x i31> %t3
}
define <2 x i32> @fshr_mask_args_same_vector2(<2 x i32> %a, <2 x i32> %b) {
; CHECK-LABEL: @fshr_mask_args_same_vector2(
-; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i32> [[A:%.*]], <i32 1000000, i32 100000>
-; CHECK-NEXT: [[TMP3:%.*]] = lshr exact <2 x i32> [[TMP1]], <i32 3, i32 3>
-; CHECK-NEXT: ret <2 x i32> [[TMP3]]
+; CHECK-NEXT: [[T1:%.*]] = and <2 x i32> [[A:%.*]], <i32 1000000, i32 100000>
+; CHECK-NEXT: [[T3:%.*]] = lshr exact <2 x i32> [[T1]], <i32 3, i32 3>
+; CHECK-NEXT: ret <2 x i32> [[T3]]
;
- %tmp1 = and <2 x i32> %a, <i32 1000000, i32 100000>
- %tmp2 = and <2 x i32> %a, <i32 6442450943, i32 6442450943>
- %tmp3 = call <2 x i32> @llvm.fshr.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp1, <2 x i32> <i32 3, i32 3>)
- ret <2 x i32> %tmp3
+ %t1 = and <2 x i32> %a, <i32 1000000, i32 100000>
+ %t2 = and <2 x i32> %a, <i32 6442450943, i32 6442450943>
+ %t3 = call <2 x i32> @llvm.fshr.v2i32(<2 x i32> %t1, <2 x i32> %t1, <2 x i32> <i32 3, i32 3>)
+ ret <2 x i32> %t3
}
define <2 x i31> @fshr_mask_args_same_vector3_
diff erent_but_still_prunable(<2 x i31> %a) {
; CHECK-LABEL: @fshr_mask_args_same_vector3_
diff erent_but_still_prunable(
-; CHECK-NEXT: [[TMP1:%.*]] = and <2 x i31> [[A:%.*]], <i31 1000, i31 1000>
-; CHECK-NEXT: [[TMP3:%.*]] = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> [[A]], <2 x i31> [[TMP1]], <2 x i31> <i31 10, i31 3>)
-; CHECK-NEXT: ret <2 x i31> [[TMP3]]
-;
- %tmp1 = and <2 x i31> %a, <i31 1000, i31 1000>
- %tmp2 = and <2 x i31> %a, <i31 6442450943, i31 6442450943>
- %tmp3 = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> %tmp2, <2 x i31> %tmp1, <2 x i31> <i31 10, i31 3>)
- ret <2 x i31> %tmp3
+; CHECK-NEXT: [[T1:%.*]] = and <2 x i31> [[A:%.*]], <i31 1000, i31 1000>
+; CHECK-NEXT: [[T3:%.*]] = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> [[A]], <2 x i31> [[T1]], <2 x i31> <i31 10, i31 3>)
+; CHECK-NEXT: ret <2 x i31> [[T3]]
+;
+ %t1 = and <2 x i31> %a, <i31 1000, i31 1000>
+ %t2 = and <2 x i31> %a, <i31 6442450943, i31 6442450943>
+ %t3 = call <2 x i31> @llvm.fshl.v2i31(<2 x i31> %t2, <2 x i31> %t1, <2 x i31> <i31 10, i31 3>)
+ ret <2 x i31> %t3
}
More information about the llvm-commits
mailing list