[PATCH] D88707: [SVE] Lower fixed length VECREDUCE_AND operation

[Cameron McInally via Phabricator via llvm-commits]

cameron.mcinally added a comment.

In D88707#2308382 <https://reviews.llvm.org/D88707#2308382>, @paulwalker-arm wrote:

> we start adding proper v#i1 support

Glad to hear this. Knowing a vector is a mask will go a long way during lowering...


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D88707/new/

https://reviews.llvm.org/D88707