[PATCH] D88485: [SDag][AMDGPU] Maintain DAG divergence through instruction selection

[Jay Foad via Phabricator via llvm-commits]

foad created this revision.
Herald added subscribers: llvm-commits, kerbowa, jfb, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl, arsenm.
Herald added a project: LLVM.
foad requested review of this revision.
Herald added a subscriber: wdng.

Maintain and verify the IsDivergent property of SDNodes until after
instruction selection. This requires target support for identifying
MachineSDNodes that are known to be divergent or uniform.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D88485

Files:
  llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
  llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  llvm/lib/Target/AMDGPU/SIISelLowering.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D88485.294955.patch
Type: text/x-patch
Size: 4749 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200929/0703f8ee/attachment-0001.bin>