[llvm] 288c582 - Follow up of rG5f1cad4d296a, slightly reduced test case. NFC.

Sjoerd Meijer via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 7 07:11:43 PDT 2020


Author: Sjoerd Meijer
Date: 2020-09-07T15:11:10+01:00
New Revision: 288c582fc93956a7464a988a77c9f6d0f79ed65d

URL: https://github.com/llvm/llvm-project/commit/288c582fc93956a7464a988a77c9f6d0f79ed65d
DIFF: https://github.com/llvm/llvm-project/commit/288c582fc93956a7464a988a77c9f6d0f79ed65d.diff

LOG: Follow up of rG5f1cad4d296a, slightly reduced test case. NFC.

Added: 
    

Modified: 
    llvm/test/CodeGen/ARM/pr45824.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/ARM/pr45824.ll b/llvm/test/CodeGen/ARM/pr45824.ll
index dda5bc656fcf..221c764526b4 100644
--- a/llvm/test/CodeGen/ARM/pr45824.ll
+++ b/llvm/test/CodeGen/ARM/pr45824.ll
@@ -1,7 +1,7 @@
 ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
 ; RUN: llc -mtriple=armv7-none-linux-eabi < %s | FileCheck %s
 
-define void @vld1x2([8 x i32] %0) {
+define void @vld1x2(i8* %v4, i32 %v2) {
 ; CHECK-LABEL: vld1x2:
 ; CHECK:       @ %bb.0:
 ; CHECK-NEXT:    mov r0, #0
@@ -13,26 +13,21 @@ define void @vld1x2([8 x i32] %0) {
 ; CHECK-NEXT:    @ in Loop: Header=BB0_1 Depth=1
 ; CHECK-NEXT:    vst3.8 {d16, d17, d18}, [r0]
 ; CHECK-NEXT:    b .LBB0_1
-  %2 = extractvalue [8 x i32] %0, 5
-  br label %3
-
-3:                                                ; preds = %.loopexit, %1
-  %4 = getelementptr inbounds i8, i8* undef, i32 undef
   br label %.preheader
 
 .preheader:                                       ; preds = %.preheader, %3
-  %5 = icmp eq i8* %4, undef
-  br i1 %5, label %.loopexit, label %.preheader
+  %v5 = icmp eq i8* %v4, undef
+  br i1 %v5, label %.loopexit, label %.preheader
 
 .loopexit:                                        ; preds = %.preheader
-  %6 = tail call { <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x2.v8i8.p0i8(i8* %4)
-  %7 = getelementptr inbounds i8, i8* %4, i32 %2
-  %8 = tail call { <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x2.v8i8.p0i8(i8* %7)
+  %v6 = tail call { <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x2.v8i8.p0i8(i8* %v4)
+  %v7 = getelementptr inbounds i8, i8* %v4, i32 %v2
+  %v8 = tail call { <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x2.v8i8.p0i8(i8* %v7)
   tail call void @llvm.arm.neon.vst3.p0i8.v8i8(i8* undef, <8 x i8> undef, <8 x i8> undef, <8 x i8> undef, i32 1)
-  br label %3
+  br label %.preheader
 }
 
-define void @vld1x3([8 x i32] %0) {
+define void @vld1x3(i8* %v4, i32 %v2) {
 ; CHECK-LABEL: vld1x3:
 ; CHECK:       @ %bb.0:
 ; CHECK-NEXT:    mov r0, #0
@@ -44,26 +39,21 @@ define void @vld1x3([8 x i32] %0) {
 ; CHECK-NEXT:    @ in Loop: Header=BB1_1 Depth=1
 ; CHECK-NEXT:    vst3.8 {d16, d17, d18}, [r0]
 ; CHECK-NEXT:    b .LBB1_1
-  %2 = extractvalue [8 x i32] %0, 5
-  br label %3
-
-3:                                                ; preds = %.loopexit, %1
-  %4 = getelementptr inbounds i8, i8* undef, i32 undef
   br label %.preheader
 
 .preheader:                                       ; preds = %.preheader, %3
-  %5 = icmp eq i8* %4, undef
-  br i1 %5, label %.loopexit, label %.preheader
+  %v5 = icmp eq i8* %v4, undef
+  br i1 %v5, label %.loopexit, label %.preheader
 
 .loopexit:                                        ; preds = %.preheader
-  %6 = tail call { <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x3.v8i8.p0i8(i8* %4)
-  %7 = getelementptr inbounds i8, i8* %4, i32 %2
-  %8 = tail call { <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x3.v8i8.p0i8(i8* %7)
+  %v6 = tail call { <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x3.v8i8.p0i8(i8* %v4)
+  %v7 = getelementptr inbounds i8, i8* %v4, i32 %v2
+  %v8 = tail call { <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x3.v8i8.p0i8(i8* %v7)
   tail call void @llvm.arm.neon.vst3.p0i8.v8i8(i8* undef, <8 x i8> undef, <8 x i8> undef, <8 x i8> undef, i32 1)
-  br label %3
+  br label %.preheader
 }
 
-define void @vld1x4([8 x i32] %0) {
+define void @vld1x4(i8* %v4, i32 %v2) {
 ; CHECK-LABEL: vld1x4:
 ; CHECK:       @ %bb.0:
 ; CHECK-NEXT:    mov r0, #0
@@ -75,23 +65,18 @@ define void @vld1x4([8 x i32] %0) {
 ; CHECK-NEXT:    @ in Loop: Header=BB2_1 Depth=1
 ; CHECK-NEXT:    vst3.8 {d16, d17, d18}, [r0]
 ; CHECK-NEXT:    b .LBB2_1
-  %2 = extractvalue [8 x i32] %0, 5
-  br label %3
-
-3:                                                ; preds = %.loopexit, %1
-  %4 = getelementptr inbounds i8, i8* undef, i32 undef
   br label %.preheader
 
 .preheader:                                       ; preds = %.preheader, %3
-  %5 = icmp eq i8* %4, undef
-  br i1 %5, label %.loopexit, label %.preheader
+  %v5 = icmp eq i8* %v4, undef
+  br i1 %v5, label %.loopexit, label %.preheader
 
 .loopexit:                                        ; preds = %.preheader
-  %6 = tail call { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x4.v8i8.p0i8(i8* %4)
-  %7 = getelementptr inbounds i8, i8* %4, i32 %2
-  %8 = tail call { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x4.v8i8.p0i8(i8* %7)
+  %v6 = tail call { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x4.v8i8.p0i8(i8* %v4)
+  %v7 = getelementptr inbounds i8, i8* %v4, i32 %v2
+  %v8 = tail call { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> } @llvm.arm.neon.vld1x4.v8i8.p0i8(i8* %v7)
   tail call void @llvm.arm.neon.vst3.p0i8.v8i8(i8* undef, <8 x i8> undef, <8 x i8> undef, <8 x i8> undef, i32 1)
-  br label %3
+  br label %.preheader
 }
 
 declare void @llvm.arm.neon.vst3.p0i8.v8i8(i8*, <8 x i8>, <8 x i8>, <8 x i8>, i32)


        


More information about the llvm-commits mailing list