[PATCH] D86215: [TableGen][GlobalISel] Fix handling of zero_reg
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 26 05:47:17 PDT 2020
arsenm added inline comments.
================
Comment at: llvm/utils/TableGen/CodeGenTarget.cpp:549
+ auto &RegClasses = RegBank->getRegClasses();
+ return RegClasses.size() > 0 ? RegClasses.front().Namespace : "";
+}
----------------
Is using a different namespace from the overall target actually supported? Can't you just take the namespace from CodeGenTarget directly?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D86215/new/
https://reviews.llvm.org/D86215
More information about the llvm-commits
mailing list