[PATCH] D86203: [GlobalISel][TableGen] Add handling of unannotated dst pattern ops

[Matt Arsenault via Phabricator via llvm-commits]

arsenm added a comment.

What happens if the instruction operand uses an unallocatable pseudo-class combining register classes with different banks? I would expect it would need to check any of the bank possibilities


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D86203/new/

https://reviews.llvm.org/D86203