[PATCH] D85203: TableGen/GlobalISel: Allow inst matcher to check multiple opcodes

[Matt Arsenault via Phabricator via llvm-commits]

arsenm updated this revision to Diff 286050.
arsenm added a comment.

Fix breaking SwitchOpcode optimization


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D85203/new/

https://reviews.llvm.org/D85203

Files:
  llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h
  llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h
  llvm/test/CodeGen/AMDGPU/GlobalISel/andn2.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/orn2.ll
  llvm/test/TableGen/GlobalISelEmitter-immAllZeroOne.td
  llvm/utils/TableGen/GlobalISelEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D85203.286050.patch
Type: text/x-patch
Size: 13846 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200817/523209c4/attachment.bin>