[PATCH] D83724: [PowerPC][Power10] Add Vector Extract/Expand/Count with Mask, Move to VSR Mask Instruction Definitions and MC Tests
Amy Kwan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 7 09:06:39 PDT 2020
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG98eccec3ae3e: [PowerPC] Add Vector Extract/Expand/Count with Mask, Move to VSR Maskā¦ (authored by amyk).
Changed prior to commit:
https://reviews.llvm.org/D83724?vs=277577&id=283923#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D83724/new/
https://reviews.llvm.org/D83724
Files:
llvm/lib/Target/PowerPC/PPCInstrPrefix.td
llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-ISA31.txt
llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D83724.283923.patch
Type: text/x-patch
Size: 11190 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200807/83db66ff/attachment.bin>
More information about the llvm-commits
mailing list