[PATCH] D85460: [SVE] No need to AND(X, 0x1) when truncating a scalable mask

Cameron McInally via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 6 11:52:35 PDT 2020

Previous message: [PATCH] D85460: [SVE] No need to AND(X, 0x1) when truncating a scalable mask
Next message: [llvm] 4ccc388 - [AMDGPU][CostModel] Add f16, f64 and contract cases to fused costs estimation.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cameron.mcinally abandoned this revision.
cameron.mcinally added a comment.

Ah, okay. So it's not safe to assume that the truncate to i1 is a mask. Makes sense.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D85460/new/

https://reviews.llvm.org/D85460

Previous message: [PATCH] D85460: [SVE] No need to AND(X, 0x1) when truncating a scalable mask
Next message: [llvm] 4ccc388 - [AMDGPU][CostModel] Add f16, f64 and contract cases to fused costs estimation.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list