[PATCH] D85128: [Prototype][SVE] Support arm_sve_vector_bits attribute
Cullen Rhodes via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 4 04:17:03 PDT 2020
c-rhodes added a comment.
In D85128#2192867 <https://reviews.llvm.org/D85128#2192867>, @c-rhodes wrote:
> In D85128#2191108 <https://reviews.llvm.org/D85128#2191108>, @tschuett wrote:
>
>> - Is it compatible with GCC?
>
> Support for this attribute landed in GCC 10 and it's more complete than what this patch implements. We've yet to implement the behaviour guarded by the `__ARM_FEATURE_SVE_VECTOR_OPERATORS` and `__ARM_FEATURE_SVE_PREDICATE_OPERATORS` feature macros, so the GNU `__attribute__((vector_size))` extension is not available and operators such as binary '+' are not supported for VLSTs. Support for this is intended to be addressed by later patches.
Just to clarify, GCC doesn't have support for vectors of booleans or operations on them (`__ARM_FEATURE_SVE_PREDICATE_OPERATORS`) yet either but does support the behaviour indicated by the other macro.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D85128/new/
https://reviews.llvm.org/D85128
More information about the llvm-commits
mailing list