[PATCH] D84910: [AMDGPU] Make GCNRegBankReassign assign based on subreg banks
Carl Ritson via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jul 31 09:02:50 PDT 2020
critson updated this revision to Diff 282217.
critson added a comment.
- Fix further edge cases involved with sub-registers.
- Add additional tests to cover bugs fixed.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D84910/new/
https://reviews.llvm.org/D84910
Files:
llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp
llvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll
llvm/test/CodeGen/AMDGPU/regbank-reassign-wave64.mir
llvm/test/CodeGen/AMDGPU/regbank-reassign.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D84910.282217.patch
Type: text/x-patch
Size: 23446 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200731/8db6505d/attachment-0001.bin>
More information about the llvm-commits
mailing list