[PATCH] D84223: [AMDGPU] Don't combine memory intrs to v3i16

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jul 29 08:23:38 PDT 2020

Previous message: [PATCH] D84223: [AMDGPU] Don't combine memory intrs to v3i16
Next message: [llvm] c5ef1f1 - [TTI] Add default cost expansion for abs/smax/smin/umax/umin intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm added a comment.

In D84223#2181158 <https://reviews.llvm.org/D84223#2181158>, @mareko wrote:

> Can you please cherry-pick this to the LLVM 11 branch?

https://bugs.llvm.org/show_bug.cgi?id=46893


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D84223/new/

https://reviews.llvm.org/D84223

Previous message: [PATCH] D84223: [AMDGPU] Don't combine memory intrs to v3i16
Next message: [llvm] c5ef1f1 - [TTI] Add default cost expansion for abs/smax/smin/umax/umin intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list