[PATCH] D82502: [PowerPC] Implement Load VSX Vector and Sign Extend and Zero Extend
Albion Fung via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jul 24 15:01:06 PDT 2020
Conanap updated this revision to Diff 280597.
Conanap marked 2 inline comments as done.
Conanap retitled this revision from "[PowerPC][Power10] Implement Load VSX Vector and Sign Extend and Zero Extend" to "[PowerPC] Implement Load VSX Vector and Sign Extend and Zero Extend".
Conanap edited the summary of this revision.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D82502/new/
https://reviews.llvm.org/D82502
Files:
clang/lib/Headers/altivec.h
clang/test/CodeGen/builtins-ppc-p10vector.c
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
llvm/lib/Target/PowerPC/PPCISelLowering.h
llvm/lib/Target/PowerPC/PPCInstrPrefix.td
llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D82502.280597.patch
Type: text/x-patch
Size: 11865 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200724/7f59c11a/attachment.bin>
More information about the llvm-commits
mailing list