[PATCH] D84163: AMDGPU/GlobalISel: Fix trying to widen <3 x s1> boolean ops

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 20 06:04:27 PDT 2020


arsenm updated this revision to Diff 279215.
arsenm added a comment.

Add comment


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D84163/new/

https://reviews.llvm.org/D84163

Files:
  llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-and.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-extract.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-implicit-def.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-select.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-xor.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D84163.279215.patch
Type: text/x-patch
Size: 34153 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200720/12214925/attachment.bin>


More information about the llvm-commits mailing list