[PATCH] D81669: [PowerPC] Support constrained fp operation for scalar sitofp/uitofp

[Qiu Chaofan via Phabricator via llvm-commits]

qiucf updated this revision to Diff 278705.
qiucf added a comment.

Reflect changes after strict conversion for SPE and enable-ppc-quad-precision's removal.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81669/new/

https://reviews.llvm.org/D81669

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/lib/Target/PowerPC/PPCInstr64Bit.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/lib/Target/PowerPC/PPCInstrVSX.td
  llvm/test/CodeGen/PowerPC/fp-strict-conv-f128.ll
  llvm/test/CodeGen/PowerPC/fp-strict-conv.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81669.278705.patch
Type: text/x-patch
Size: 24617 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200717/b5dfe85c/attachment.bin>