[PATCH] D79874: [RISCV] Add matching of codegen patterns to RISCV Bit Manipulation Zbs asm instructions

[Paolo Savini via Phabricator via llvm-commits]

PaoloS added a comment.

I had to exclude the test of the pattern of sbclr_i64 on RV32 because it caused a warning of asm conflicts. Also the cross tests i64 on RV32 are quite noisy here. I'd rather keep them though as they show quite efficient results on many other instructions in other subextensions.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D79874/new/

https://reviews.llvm.org/D79874