[PATCH] D83313: [MachineOutliner] Fix liveness computing.

[Yvan Roux via Phabricator via llvm-commits]

yroux created this revision.
yroux added reviewers: paquette, samparker, efriedma, SjoerdMeijer, dmgreen.
Herald added subscribers: llvm-commits, kristof.beyls.
Herald added a project: LLVM.

There are targets, such as ARM, where if-conversion can insert a predicated terminator when merging blocks. On ARM this instruction (BX_RET) doesn't contain the information that it uses the link register (this is handled by addLiveOuts which will add calle saved regtisters if needed), thus the current implementation might miss this link register usage wrongly insert an outlined call without saving it.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D83313

Files:
  llvm/include/llvm/CodeGen/MachineOutliner.h
  llvm/test/CodeGen/ARM/machine-outliner-liveness.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D83313.276072.patch
Type: text/x-patch
Size: 6997 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200707/737e373e/attachment.bin>