[PATCH] D83200: [VE] Change to use isa

[Kazushi Marukawa via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGaf8389e1315a: [VE] Change to use isa (authored by kaz7).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D83200/new/

https://reviews.llvm.org/D83200

Files:
  llvm/lib/Target/VE/VEISelLowering.cpp


Index: llvm/lib/Target/VE/VEISelLowering.cpp
===================================================================
--- llvm/lib/Target/VE/VEISelLowering.cpp
+++ llvm/lib/Target/VE/VEISelLowering.cpp
@@ -548,7 +548,7 @@
   // for all immediate values now.
   // FIXME: Change hasAndNot function to have two operands to make it work
   //        correctly with Aurora VE.
-  if (auto *C = dyn_cast<ConstantSDNode>(Y))
+  if (isa<ConstantSDNode>(Y))
     return false;
 
   // It's ok for generic registers.


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D83200.275778.patch
Type: text/x-patch
Size: 503 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200706/4f738702/attachment.bin>