[PATCH] D80911: AArch64+ARM: make LLVM consider system registers volatile to prevent unsound optimizations.

Tim Northover via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 2 03:43:14 PDT 2020

Previous message: [PATCH] D81159: CodeGenPrep: remove AssertingVH references before deleting dead instructions.
Next message: [PATCH] D80911: AArch64+ARM: make LLVM consider system registers volatile to prevent unsound optimizations.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

t.p.northover added a comment.
Herald added a reviewer: jdoerfert.

Ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D80911/new/

https://reviews.llvm.org/D80911

Previous message: [PATCH] D81159: CodeGenPrep: remove AssertingVH references before deleting dead instructions.
Next message: [PATCH] D80911: AArch64+ARM: make LLVM consider system registers volatile to prevent unsound optimizations.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list