[PATCH] D82670: [AArch64][SVE] Bail out of performPostLD1Combine for scalable types
Kerry McLaughlin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 29 04:17:43 PDT 2020
This revision was automatically updated to reflect the committed changes.
Closed by commit rGbb6603f0132b: [AArch64][SVE] Bail out of performPostLD1Combine for scalable types (authored by kmclaughlin).
Changed prior to commit:
https://reviews.llvm.org/D82670?vs=273788&id=274051#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D82670/new/
https://reviews.llvm.org/D82670
Files:
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/test/CodeGen/AArch64/sve-ld-post-inc.ll
Index: llvm/test/CodeGen/AArch64/sve-ld-post-inc.ll
===================================================================
--- /dev/null
+++ llvm/test/CodeGen/AArch64/sve-ld-post-inc.ll
@@ -0,0 +1,38 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=aarch64-linux-gnu -mattr=+sve < %s | FileCheck %s
+
+; These tests are here to ensure we don't get a selection error caused
+; by performPostLD1Combine, which should bail out if the return
+; type is a scalable vector
+
+define <vscale x 4 x i32> @test_post_ld1_insert(i32* %a, i32** %ptr, i64 %inc) {
+; CHECK-LABEL: test_post_ld1_insert:
+; CHECK: // %bb.0:
+; CHECK-NEXT: ldr w8, [x0]
+; CHECK-NEXT: add x9, x0, x2, lsl #2
+; CHECK-NEXT: str x9, [x1]
+; CHECK-NEXT: fmov s0, w8
+; CHECK-NEXT: ret
+ %load = load i32, i32* %a
+ %ins = insertelement <vscale x 4 x i32> undef, i32 %load, i32 0
+ %gep = getelementptr i32, i32* %a, i64 %inc
+ store i32* %gep, i32** %ptr
+ ret <vscale x 4 x i32> %ins
+}
+
+define <vscale x 2 x double> @test_post_ld1_dup(double* %a, double** %ptr, i64 %inc) {
+; CHECK-LABEL: test_post_ld1_dup:
+; CHECK: // %bb.0:
+; CHECK-NEXT: ldr d0, [x0]
+; CHECK-NEXT: add x8, x0, x2, lsl #3
+; CHECK-NEXT: mov z0.d, d0
+; CHECK-NEXT: str x8, [x1]
+; CHECK-NEXT: ret
+ %load = load double, double* %a
+ %dup = call <vscale x 2 x double> @llvm.aarch64.sve.dup.x.nxv2f64(double %load)
+ %gep = getelementptr double, double* %a, i64 %inc
+ store double* %gep, double** %ptr
+ ret <vscale x 2 x double> %dup
+}
+
+declare <vscale x 2 x double> @llvm.aarch64.sve.dup.x.nxv2f64(double)
Index: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
===================================================================
--- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -12379,6 +12379,9 @@
SelectionDAG &DAG = DCI.DAG;
EVT VT = N->getValueType(0);
+ if (VT.isScalableVector())
+ return SDValue();
+
unsigned LoadIdx = IsLaneOp ? 1 : 0;
SDNode *LD = N->getOperand(LoadIdx).getNode();
// If it is not LOAD, can not do such combine.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D82670.274051.patch
Type: text/x-patch
Size: 2166 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200629/6c252679/attachment-0001.bin>
More information about the llvm-commits
mailing list