[PATCH] D82576: [PowerPC][Power10] Implement low-order Vector Modulus Builtins, and add Vector Multiply/Divide/Modulus Builtins Tests

[Amy Kwan via Phabricator via llvm-commits]

amyk created this revision.
amyk added reviewers: power-llvm-team, PowerPC, Conanap, saghir, nemanjai, lei.
amyk added projects: LLVM, clang, PowerPC.
Herald added a subscriber: shchenz.

This patch aims to add the following function prototypes:

  vector signed int vec_mod (vector signed int a, vector signed int b);
  vector unsigned int vec_mod (vector unsigned int a, vector unsigned int b);
  vector signed long long vec_mod (vector signed long long a, vector signed long long b);
  vector unsigned long long vec_mod (vector unsigned long long a, vector unsigned long long b);

Along with adding the front-end tests for `vec_mul`, `vec_div` and `vec_mod` for `v4i32` and `v2i64`. 
The `vec_mul` and `vec_div` functions have already been previously implemented, but these functions
can use the Power10 instructions introduced in D82510 <https://reviews.llvm.org/D82510>.

Depends on D82510 <https://reviews.llvm.org/D82510>.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D82576

Files:
  clang/lib/Headers/altivec.h
  clang/test/CodeGen/builtins-ppc-p10vector.c

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D82576.273409.patch
Type: text/x-patch
Size: 2983 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200625/c739bdc1/attachment.bin>