[PATCH] D69249: [Alignment] Change implementation of TargetCallingConv::OrigAlign

Guillaume Chatelet via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 22 08:35:23 PDT 2020

Previous message: [PATCH] D81648: MIR Statepoint refactoring. Part 4: ISEL changes.
Next message: [PATCH] D80385: [SVE] Code generation for fixed length vector loads & stores.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

gchatelet abandoned this revision.
gchatelet added a comment.

This will be implemented in D82307 <https://reviews.llvm.org/D82307>


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69249/new/

https://reviews.llvm.org/D69249

Previous message: [PATCH] D81648: MIR Statepoint refactoring. Part 4: ISEL changes.
Next message: [PATCH] D80385: [SVE] Code generation for fixed length vector loads & stores.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list