[PATCH] D81886: [AMDGPU] Add gfx1030 target
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 15 15:29:57 PDT 2020
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SOPInstructions.td:799-800
let mayLoad = 1 in {
+// s_getreg_b32 should use hasSideEffects = 1 for tablegen to allow
+// its use in the readcyclecounter selection.
def S_GETREG_B32 : SOPK_Pseudo <
----------------
arsenm wrote:
> This is a problem. ReadCycleCounter should probably be marked IntrNoMem. I've also been thinking we need to introduce memory free versions of setreg pseudos that only touch the mode register
s_getreg should definitely not have side effects. it's already a problem that it is mayLoad. We don't get CSE of addrspacecast apertures because of this. Is marking readcyclecounter IntrInaccessibleMemOnly enough to fix this?
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D81886/new/
https://reviews.llvm.org/D81886
More information about the llvm-commits
mailing list