[PATCH] D80384: [SVE] Add flag to specify SVE register size, using this to calculate legal vector types.

[Paul Walker via Phabricator via llvm-commits]

paulwalker-arm updated this revision to Diff 270729.
paulwalker-arm marked 2 inline comments as done.
paulwalker-arm added a comment.

Updated useSVEForFixedLengthVectors to reject vectors of illegal element types.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D80384/new/

https://reviews.llvm.org/D80384

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64Subtarget.cpp
  llvm/lib/Target/AArch64/AArch64Subtarget.h
  llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h
  llvm/test/Analysis/CostModel/AArch64/sve-fixed-length.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D80384.270729.patch
Type: text/x-patch
Size: 9272 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200615/8f3fb9b8/attachment-0001.bin>