[PATCH] D81524: AMDGPU/GlobalISel: Fix 8-byte aligned, 96-bit scalar loads

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 15 04:51:56 PDT 2020

Previous message: [PATCH] D81523: AMDGPU/GlobalISel: Workaround some load/store type selection patterns
Next message: [PATCH] D81524: AMDGPU/GlobalISel: Fix 8-byte aligned, 96-bit scalar loads
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm added a comment.

ping


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81524/new/

https://reviews.llvm.org/D81524

Previous message: [PATCH] D81523: AMDGPU/GlobalISel: Workaround some load/store type selection patterns
Next message: [PATCH] D81524: AMDGPU/GlobalISel: Fix 8-byte aligned, 96-bit scalar loads
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list