[PATCH] D81547: [X86][SSE] combineVectorSizedSetCCEquality - handle OR vector reductions

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon created this revision.
RKSimon added reviewers: spatel, craig.topper, lebedev.ri.
Herald added a subscriber: hiraditya.
Herald added a project: LLVM.

This patch extends combineVectorSizedSetCCEquality (which is used to convert (illegal) >=128-bit scalar integer comparisons to PMOVMSK/PTEST vector ops), to handle OR vector reduction patterns where the result is compared against zero.

Are we OK with the way I've added the handling or does this require a refactor - moving more of the PMOVMSK/PTEST creation into a lambda for instance?

Fixes PR45378


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D81547

Files:
  llvm/lib/Target/X86/X86ISelLowering.cpp
  llvm/test/CodeGen/X86/pr45378.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81547.269783.patch
Type: text/x-patch
Size: 6202 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200610/17442e5c/attachment.bin>