[PATCH] D81182: [AArch64][GlobalISel] Select trn1 and trn2

[Jessica Paquette via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGcb2d8b30ad0d: [AArch64][GlobalISel] Select trn1 and trn2 (authored by paquette).

Changed prior to commit:
  https://reviews.llvm.org/D81182?vs=268550&id=269607#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81182/new/

https://reviews.llvm.org/D81182

Files:
  llvm/lib/Target/AArch64/AArch64Combine.td
  llvm/lib/Target/AArch64/AArch64InstrGISel.td
  llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/postlegalizer-combiner-trn.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-trn.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81182.269607.patch
Type: text/x-patch
Size: 20937 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200609/13e66f9b/attachment-0001.bin>