[PATCH] D81339: [ARM] MVE VCVT lowering for f16->f32 extends

[Dave Green via Phabricator via llvm-commits]

dmgreen marked an inline comment as done.
dmgreen added inline comments.


================
Comment at: llvm/test/CodeGen/Thumb2/mve-vcvt16.ll:38
 entry:
   %out = fpext <8 x half> %src1 to <8 x float>
   ret <8 x float> %out
----------------
> Do you have a testcase that shows what happens for a plain fpext <8 x half> %strided.vec to <8 x float> without any surrounding shuffles?

Like this one?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81339/new/

https://reviews.llvm.org/D81339