[PATCH] D81212: [X86] Teach combineVectorShiftImm to constant fold undef elements to 0 not undef.

[Craig Topper via Phabricator via llvm-commits]

craig.topper added a comment.

I think there may be a second bug. Noticed my fix only affected the 2i64 32-bit mode cases in vec_shift5.ll. Those are being handled by combineVectorShiftImm. There's still something happening in intrinsic lowering.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81212/new/

https://reviews.llvm.org/D81212