[PATCH] D80777: [VE] Support I32/F32 registers in assembler parser

[Simon Moll via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGec2e9ce73e6c: [VE] Support I32/F32 registers in assembler parser (authored by kaz7, committed by simoll).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D80777/new/

https://reviews.llvm.org/D80777

Files:
  llvm/lib/Target/VE/AsmParser/VEAsmParser.cpp
  llvm/test/MC/VE/LD.s
  llvm/test/MC/VE/ST.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D80777.267817.patch
Type: text/x-patch
Size: 6532 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200602/54f71cb3/attachment.bin>