[PATCH] D80910: AArch64+ARM: make LLVM consider system registers volatile to prevent unsound optimizations.

[Tim Northover via Phabricator via llvm-commits]

t.p.northover created this revision.
Herald added subscribers: llvm-commits, cfe-commits, danielkiss, jdoerfert, asbirlea, hiraditya, kristof.beyls, mcrosier.
Herald added projects: clang, LLVM.
t.p.northover abandoned this revision.
t.p.northover added a comment.

Sorry. Keyboard decided to create diff before I'd filled everything in.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D80910

Files:
  clang/lib/CodeGen/CGBuiltin.cpp
  clang/test/CodeGen/builtins-arm.c
  clang/test/CodeGen/builtins-arm64.c
  llvm/docs/LangRef.rst
  llvm/include/llvm/IR/Intrinsics.td
  llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
  llvm/test/Transforms/LICM/read-volatile-register.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D80910.267559.patch
Type: text/x-patch
Size: 11456 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200601/50ea5b4c/attachment.bin>