[PATCH] D80653: AMDGPU/GlobalISel: Fixed insert element for non-standard vectors

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 27 16:23:27 PDT 2020


arsenm added inline comments.


================
Comment at: llvm/lib/Target/AMDGPU/SIInstrInfo.cpp:1072
 static unsigned getIndirectVGPRWritePseudoOpc(unsigned VecSize) {
-  switch (VecSize) {
-  case 32: // 4 bytes
----------------
I think these should be exact matches and leave the switch


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D80653/new/

https://reviews.llvm.org/D80653





More information about the llvm-commits mailing list