[PATCH] D79758: [mlir] [VectorOps] Replace zero-scalar + splat into direct zero vector constant

River Riddle via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 27 12:30:48 PDT 2020

Previous message: [PATCH] D79753: [mlir][StandardToSPIRV] Fix signedness issue in bitwidth emulation.
Next message: [llvm] eb1092a - [AMDGPU] Fix for the lost CarryOut/CarryIn register operands in S_ADD/SUB_CO_PSEUDO.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rriddle added a comment.
Herald added a subscriber: jurahul.

There were no test cases changed by this?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D79758/new/

https://reviews.llvm.org/D79758

Previous message: [PATCH] D79753: [mlir][StandardToSPIRV] Fix signedness issue in bitwidth emulation.
Next message: [llvm] eb1092a - [AMDGPU] Fix for the lost CarryOut/CarryIn register operands in S_ADD/SUB_CO_PSEUDO.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list