[PATCH] D80644: DAG: Fix expansion of DYNAMIC_STACKALLOC for StackGrowsUp targets
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed May 27 09:44:28 PDT 2020
arsenm created this revision.
arsenm added reviewers: scott.linder, rampitec, craig.topper, RKSimon, efriedma.
Herald added subscribers: hiraditya, tpr, wdng.
Herald added a project: LLVM.
Tests will be included with AMDGPU patch to start using this
expansion.
https://reviews.llvm.org/D80644
Files:
llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
Index: llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
===================================================================
--- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
+++ llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
@@ -1600,9 +1600,13 @@
SDValue SP = DAG.getCopyFromReg(Chain, dl, SPReg, VT);
Chain = SP.getValue(1);
unsigned Align = cast<ConstantSDNode>(Tmp3)->getZExtValue();
- unsigned StackAlign =
- DAG.getSubtarget().getFrameLowering()->getStackAlignment();
- Tmp1 = DAG.getNode(ISD::SUB, dl, VT, SP, Size); // Value
+ const TargetFrameLowering *TFL = DAG.getSubtarget().getFrameLowering();
+ unsigned Opc =
+ TFL->getStackGrowthDirection() == TargetFrameLowering::StackGrowsUp ?
+ ISD::ADD : ISD::SUB;
+
+ unsigned StackAlign = TFL->getStackAlignment();
+ Tmp1 = DAG.getNode(Opc, dl, VT, SP, Size); // Value
if (Align > StackAlign)
Tmp1 = DAG.getNode(ISD::AND, dl, VT, Tmp1,
DAG.getConstant(-(uint64_t)Align, dl, VT));
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D80644.266579.patch
Type: text/x-patch
Size: 1002 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200527/2e8fdbb8/attachment.bin>
More information about the llvm-commits
mailing list